What Is Claimed Is:



5

15

20

25

30

1. A method for the fabrication of a field-effect transistor comprising the steps of: forming a semiconductor layer serving as an active layer on a substrate; setting the substrate temperature at no higher than 100°C and forming a gate insulating film on said semiconductor layer; and heat treating said gate insulating film in an atmosphere containing water.



- 2. The method for the fabrication of a field-effect transistor according to claim 1, wherein heat treatment of said gate insulating film is conducted at a temperature of no less than 100 °C.
- 3. The method for the fabrication of a field-effect transistor according to claim 1, wherein the formation of said gate insulating film is conducted while heating of said substrate is being prohibited.
- 4. The method for the fabrication of a field-effect transistor according to claim 1, wherein the formation of said gate insulating film is conducted while said substrate is being cooled to a temperature of no higher than room temperature.
- 5. The method for the flabrication of a field-effect transistor according to claim 1, wherein said gate insulating film is formed by a plasmaCVD method.
- 6. The method for the fabrication of a field-effect transistor according to claim 1, wherein said gate insulating film is formed by a microwave plasma CVD method.



7. A method for the fabrication of a field-effect transistor comprising the steps of: forming a semiconductor layer serving as an active layer on a substrate; setting the substrate temperature at no higher than 100°C and forming a first-stage gate insulating film on said semiconductor layer; and setting said substrate temperature at no less than 100°C and forming a

9

second-stage gate insulating film.

24

40.080 ON

P. 26/43



8. The method for the fabrication of a field-effect transistor according to claim 7, further comprising a step of heat treating said first-stage gate insulating film in an atmosphere containing water after the formation of said first-stage gate insulating film.

5

Sub AZZ

- 9. The method for the fabrication of a field-effect transistor according to claim 8, wherein heat treating of said gate insulating film is conducted at a temperature of no less than 100oC.
- 10. The method for the fabrication of a field-effect transistor according to claim 7, wherein the formation of said first-stage gate insulating film is conducted while heating of said substrate is being prohibited.
 - 11. The method for the fabrication of a field-effect transistor according to claim 7, wherein the formation of said first-stage gate insulating film is conducted while said substrate is being cooled to a temperature of no higher than room temperature.
 - 12. The method for the fabrication of a field-effect transistor according to claim 7, wherein the formation of said first-stage gate insulating film $i_{\rm S}$ conducted by a plasma CVD method.
 - 13. The method for the fabrication of a field-effect transistor according to claim 7, wherein the formation of said first-stage gate insulating film is conducted by a microwave plasma CVD method.

25

20

- 14. The method for the fabrication of a field-effect transistor according to claim 7, wherein the formation of said second-stage gate insulating film is conducted by a plasma CVD method using TEOS gas.
- 15. An electronic apparatus manufactured by the fabrication method of a fieldeffect transistor, the fabrication method comprising the steps of:

forming a semiconductor layer serving as an active layer on a substrate:

setting the substrate temperature at no higher than 100°C and forming a gate insulating film on said semiconductor layer, and



heat treating said gate insulating film in an atmosphere containing water.

An electronic apparatus manufactured by the fabrication method of a field-16. effect transistor, the fabrication method comprising the steps of:

forming a semiconductor layer serving as an active layer on a substrate; setting the substrate temperature at no higher than 100°C and forming a firststage gate insulating film on said semiconductor layer; and setting said substrate temperature at no less than 100°C and forming a second-stage gate insulating film.